

## ***CS 3443: Computer Systems***

---

**Required Course:** Required  
**Course Number:** CS 3443  
**Course Name:** Computer Systems  
**Credit Hours:** 3.0  
**Lecture Hours:** 3  
**Lab Hours:** 0  
**Instructors:** Dr. Shital Joshi

---

**Book Title(s):** Computer Organization and Design: The Hardware/Software Interface, 5<sup>th</sup> edition  
**Book Author(s):** David Patterson and John Hennessy  
**Book Year(s):** 2013

---

**Course Description:** Functional and register level description of computer systems, computer structures, addressing techniques, macros, linkage, input-output operations. Introduction to file processing operations and auxiliary storage devices. Programming assignments are implemented in assembly language.

**Course Prerequisites:** CS 2133 (Computer Science II) with a grade of 'C' or better.

---

**Course Goals:** The overall goal of the course is to enable students to analyze and design the structure and function of various components of modern computing systems. The students should learn:

- key skills of constructing cost-effective computer systems.
- to quantitatively evaluate different designs and organizations and provide quantitative arguments in evaluating different designs
- to articulate design issues in the development of processor or other components that satisfy design requirements and objective
- to analyze the tradeoffs in Instruction Set Architecture design using the MIPS assembly language as an example.
- Design and analyze the datapath and CPU control for a subset of the MIPS assembly language
- Demonstrate programming proficiency using various addressing modes and data transfer instruction of the target computers.

- Understand various conventional computational organizations and their strengths and weaknesses.
- Understand the concept of memory hierarchy.
- Understand how I/O devices interface with the processor, memory.
- Understand interrupts and how can they be handled.
- Understand how pipelining can improve CPU performance for MIPS architecture

**Student Outcomes:**

This class addresses the following student outcomes from the criteria for accrediting computing programs:

<b>Student Outcome</b>	<b>Course Outcome</b>
1	<ul style="list-style-type: none"> <li>• Analyze the performance of computer system in terms of commonly used metrics like CPU execution time, MIPS, MFLOPS, power/energy consumption, reliability and speedup resulting from system optimization using Amdahl’s law.</li> <li>• Determine the applicability of single cycle (MIPS), multi-cycle (MIPS), parallel, pipelined, superscalar, and RISC/CISC architectures</li> <li>• Analyze cost performance and design trade-offs in designing and constructing a computer processor including memory.</li> </ul>
2	<ul style="list-style-type: none"> <li>• Analyze the tradeoffs in Instruction Set Architecture design using MIPS assembly language as an example.</li> <li>• Design and analyze the datapath and CPU control for a subset of the MIPS assembly language.</li> <li>• Translate C/C++ code into assembly language and perform simple optimizations by hand.</li> <li>• Perform trace and debug at the assembly level.</li> </ul>
3	<ul style="list-style-type: none"> <li>• Understand the impact of instruction set architecture on cost-performance of computer design.</li> <li>• Understand some of the design issues in terms of speed, technology, cost, performance.</li> </ul>
4	<ul style="list-style-type: none"> <li>• Understand contemporary microprocessor designs and identify various design techniques employed.</li> </ul>
6	<ul style="list-style-type: none"> <li>• Design and functional analysis of common combinational/sequential logic circuits such as adders, decoders, encoders, multiplexers and demultiplexers, flip flops.</li> <li>• Design a pipeline for consistent execution of instructions with minimum hazards and incorporate long latency operation.</li> <li>• Program using the capabilities of the stack, program counter and registers and understand how these are used to execute a machine code program.</li> </ul>

---

**Course Topics:****Knowledge Areas that contain topics and learning outcomes covered in the course:**

Knowledge Area (KA)	Total Hours of coverage
AR/ Digital Logic and Digital Systems	3
AR/ Machine Level Representation of Data	3
AR/ Assembly Level Machine Organization	10
AR/ Memory System Organization and Architecture	5
AR/ Interfacing and Communication	4
AR/ Functional Organization	4
AR/ Multiprocessing and Alternative Architecture	2
SF/ Evaluation	3

**Body of Knowledge coverage:**

KA	Knowledge Unit	Topic Covered
AR	Digital Logic and Digital Systems	<ul style="list-style-type: none"><li>• Overview and history of computer architecture</li><li>• Combinational vs. sequential logic</li><li>• Multiple representations/layers of interpretation (hardware is just another layer)</li><li>• Physical constraints (gate delays, fan-in, fan-out, energy/power)</li></ul>
AR	Machine Level Representation of Data	<ul style="list-style-type: none"><li>• Bits, bytes, and words</li><li>• Numeric data representation and number bases</li><li>• Fixed- and floating-point systems</li><li>• Signed and twos-complement representations</li></ul>
AR	Assembly Level Machine Organization	<ul style="list-style-type: none"><li>• Basic organization of the von Neumann machine</li><li>• Control unit; instruction fetch, decode, and execution</li><li>• Instruction sets and types (data manipulation, control, I/O)</li><li>• Assembly/machine language programming</li><li>• Instruction formats</li><li>• Addressing modes</li><li>• Subroutine call and return mechanisms</li><li>• I/O and interrupts</li><li>• Heap vs. Static vs. Stack vs. Code segments</li><li>• Shared memory multiprocessors/multicore organization</li></ul>
AR	Memory System Organization and Architecture	<ul style="list-style-type: none"><li>• Storage systems and their technology</li><li>• Memory hierarchy: importance of temporal and spatial locality</li><li>• Main memory organization and operations</li></ul>

		<ul style="list-style-type: none"> <li>• Latency, cycle time, bandwidth, and interleaving</li> <li>• Cache memories (address mapping, block size, replacement and store policy)</li> <li>• Multiprocessor cache consistency/Using the memory system for inter-core synchronization/atomic memory operations</li> <li>• Virtual memory (page table, TLB)</li> </ul>
AR	Interfacing and Communication	<ul style="list-style-type: none"> <li>• I/O fundamentals: handshaking, buffering, programmed I/O, interrupt driven I/O</li> <li>• Interrupt structures: vectored and prioritized, interrupt acknowledgment</li> <li>• External storage, physical organization, and drives</li> <li>• Buses: bus protocols, arbitration, direct memory access (DMA)</li> <li>• Introduction to networks: communications networks as another layer of remote access</li> </ul>
AR	Functional Organization	<ul style="list-style-type: none"> <li>• Implementation of simple datapaths, including instruction pipelining, hazard detection and resolution</li> <li>• Control unit: hardwired realization vs. microprogrammed realization</li> <li>• Instruction pipelining</li> </ul>
AR	Multiprocessing and Alternative Architecture	<ul style="list-style-type: none"> <li>• Shared multiprocessor memory systems and memory consistency</li> <li>• Multiprocessor cache coherence</li> </ul>
SF	Evaluation	<ul style="list-style-type: none"> <li>• Performance figures of merit</li> <li>• Workloads and representative benchmarks, and methods of collecting and analyzing performance figures of merit</li> <li>• CPI (Cycles per Instruction) equation as tool for understanding tradeoffs in the design of instruction sets, processor pipelines, and memory system organizations.</li> <li>• Amdahl's Law: the part of the computation that cannot be sped up</li> </ul>